HY57V561620FTP-H-C

CMOS Synchronous DRAM, 4.6 V, 50 mA, 1 W, TSOP

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.97~1.13 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $0.97~1.13

PartNumber:: HY57V561620FTP-H-C

Brand:: Hynix Semiconductor - Hynix | Pack: TSOP | D/C: 09+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. sendy's store

(China (Mainland))

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-10-09

From Other Seller

Part Number:HY57V561620FTP-H-C
US $0.97 - 1.13
TMS320C6414TBGLZA7

US $58.00 - 65.00 / Piece
(0) Remove
ad7716ap

US $1.13 - 1.13 / Piece
(0) Remove
Quantity:

piece

Product Summary

The HY57V561620FTP-H-C is a CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high bandwidth. The HY57V561620FTP-H-C is organized as 4 banks of 4,194,304x16. The HY57V561620FTP-H-C is offering fully synchronous operation referenced to a positive edge of the clock. All inputs and outputs are synchronized with the rising edge of the clock input. The data paths are internally pipelined to achieve very high bandwidth. All input and output voltage levels are compatible with LVTTL.

Parametrics

HY57V561620FTP-H-C absolute maximum ratings: (1)Ambient Temperature TA: 0 ~ 70 ℃; (2)Storage Temperature TSTG: -55 ~ 125 ℃; (3)Voltage on Any Pin relative to VSS VIN, VOUT: -1.0 ~ 4.6 V; (4)Voltage on VDD relative to VSS VDD, VDDQ: -1.0 ~ 4.6 V; (5)Short Circuit Output Current IOS: 50 mA; (6)Power Dissipation PD: 1 W; (7)Soldering Temperature × Time TSOLDER: 260 × 10 ℃ × Sec.

Features

HY57V561620FTP-H-C features: (1)Single 3.3V ± 0.3V power supply; (2)All device pins are compatible with LVTTL interface; (3)JEDEC standard 400mil 54pin TSOP-II with 0.8mm of pin pitch; (4)All inputs and outputs referenced to positive edge of system clock; (5)Data mask function by UDQM and LDQM; (6)Internal four banks operation; (7)Auto refresh and self refresh; (8)8192 refresh cycles / 64ms; (9)Programmable Burst Length and Burst Type; (10)Programmable CAS Latency; 2, 3 Clocks.